5

10

15

5

In the Claims

This listing of claims will replace all prior versions, and listings, of claims in the application:

1. (Currently Amended) A method for driving the input of an integrator in a delta-sigma converter having an amplifier with a non-inverting input, an output and a positive input connected to a reference voltage and an integration capacitor connected between the non-inverting input and the output, comprising the steps of:

sampling an input voltage at a first <u>clock</u> rate onto an input sampling capacitor;

champing charge from the input sampling capacitor to the non-inverting input of the amplifier at a second time and at the first <u>clock</u> rate;

sampling a reference voltage onto a feedback sampling capacitor at substantially the first clock rate;

dumping charge stored on the feedback sampling capacitor to the non-inverting input of the amplifier at a second clock rate different than the first clock rate; and

controlling the amount of time that charge is dumped from the feedback sampling capacitor to
be substantially equal to the amount of time that charge is being dumped from the input sampling capacitor;
wherein varying the second clock rate relative to the first clock rate changes the gain of deltasigma converter.

2. (Currently Amended) The method of Claim 1, wherein the steps of sampling an input voltage at the first clock rate onto an input sampling capacitor and dumping charge from the input sampling capacitor to the non-inverting input of the amplifier comprise:

generating a first clock with a first stream of periodic pulses at the first clock rate;

generating a second clock with a second stream of periodic pulses and shifted in phase from
the first clock and synchronous therewith;

sampling the input voltage onto the feedback sampling capacitor during the time that the first stream of pulses are high; and

AMENDMENT AND RESPONSE S/N 10/816,266 Auy. Dkt. No. CYGL-26,655

PAGE 6

dumping charge from the input sampling capacitor to the non-inverting input of the amplifier 10 during the time that the second stream of pulses are high.

972 479 0464

- 3. (Original) The method of Claim 2, wherein the first stream of periodic pulses and the second stream of periodic pulses are non overlapping.
 - 4. (Original) The method of Claim 2, wherein:

the step of sampling the input voltage on the input sampling capacitor comprises the steps of connecting one plate of the input sampling capacitor to the input voltage and the other plate of the input sampling capacitor to ground during the time that the first stream of pulses are high; and

the step of dumping charge from the input sampling capacitor to the non-inverting input of the amplifier comprises the steps of connecting the one plate of the input sampling capacitor to ground and the other plate of the input sampling capacitor to the non-inverting input of the amplifier during the time that the second stream of pulses are high.

(Currently Amended) The method of Claim 2, wherein the steps of sampling the reference 5. voltage onto the feedback sampling capacitor and dumping charge stored on the feedback sampling capacitor to the non-inverting input of the amplifier comprises the steps of:

sampling the reference voltage onto the feedback sampling capacitor during the time that the first stream of pulses are high; and

dumping charge stored on the feedback sampling capacitor to the non-inverting input of the amplifier during the time that the second stream of pulses are high and at a different clock rate than the step of sampling the reference voltage onto the feedback sampling capacitor.

б. (Currently Amended) The method of Claim 5, wherein:

the step of sampling the reference voltage on the feedback sampling capacitor comprises the steps of connecting one plate of the feedback sampling capacitor to the reference voltage and the other plate

AMENDMENT AND RESPONSE S/N 10/816.266 Atty, Dkt. No. CYGL-26,655

5

onto a feedback sampling capacitor.

of the feedback sampling capacitor to ground during the time that the first stream of pulses are high; and the step of dumping charge from the feedback sampling capacitor to the non-inverting input of the amplifier comprises the steps of connecting the one plate of the feedback sampling capacitor to ground and the other plate of the feedback sampling capacitor to the non-inverting input of the amplifier during the time that the second stream of pulses are high and at a different clock rate than the step of sampling the reference voltage

- 7. (Original) The method of Claim 6, wherein the step of dumping charge stored on the feedback sampling capacitor to the non-inverting input of the amplifier occurs during the time that select ones of the pulses in the second stream of pulses are high, and the number of the pulses in the second stream of pulses during which the step of dumping charge stored on the feedback sampling capacitor to the non-inverting input of the amplifier is less than all of the pulses in the second stream of pulses.
- 8. (Original) The method of Claim 7, and further comprising the step of generating a control signal that selects the ones of the pulses in the second stream of pulses during which charge stored on the feedback sampling capacitor is dumped to the non-inverting input of the amplifier.
- 9. (Currently Amended) Gain control circuitry for driving the input of an integrator in a deltasigma converter having an amplifier with a non-inverting input, an output and a positive input connected to a reference voltage and an integration capacitor connected between the non-inverting input and the output, comprising:
- an input sampling circuit for sampling an input voltage at a first <u>clock</u> rate onto an input sampling capacitor,
- a first dump circuit for dumping charge from said input sampling capacitor to the non-inverting input of the amplifier at a second time and at the first clock rate;
- a feedback sampling circuit for sampling a reference voltage onto a feedback sampling capacitor at substantially the first <u>clock</u> rate;

AMENDMENT AND RESPONSE S/N 10/816,266 Atty. Dkt. No. CYGL-26,655

5

10

1:5

5

3

a second dump circuit for dumping charge stored on said feedback sampling capacitor to the non-inverting input of the amplifier at a second <u>clock</u> rate different than the first <u>clock</u> rate; and a gain <u>control input for receiving a gain control input controller</u> for controlling the amount of time that charge is dumped from said feedback sampling capacitor <u>relative</u> to be substantially equal to the amount of time that charge is being dumped from said input sampling capacitor.

wherein varying the second <u>clock</u> rate relative to the first <u>clock</u> rate changes the gain of deltasigma converter.

10. (Currently Amended) The gain control circuitry of Claim 9, wherein said first sampling circuit and said first dump circuit comprise:

a first clock for generating a first stream of periodic pulses at the first clock rate;

a second clock for generating a second stream of periodic pulses and shifted in phase from said
first clock and synchronous therewith;

first switching circuitry for sampling the input voltage onto the non-inverting input of the amplifier during the time that the first stream of pulses are high; and

second switching circuitry for dumping charge from said input sampling capacitor to the noninverting input of the amplifier during the time that the second stream of pulses are high.

- (Original) The gain control circuitry of Claim 10, wherein said first stream of periodic pulses
 and said second stream of periodic pulses are non overlapping.
 - 12. (Original) The gain control circuitry of Claim 10, wherein: said first switching circuitry includes:

a first switch for connecting one plate of said input sampling capacitor to the input voltage, and

a second switch for connecting the other plate of said input sampling capacitor to ground during the time that the first stream of pulses are high; and

AMENDMENT AND RESPONSE S/N 10/816,266 Atty. Dkt. No. CYGL-26,655

* DURATION (mm-ss):07-28

5

10

- 6

said second switching circuitry includes:

a third switch for connecting the one plate of said input sampling capacitor to ground,

and

a fourth switch for connecting the other plate of said input sampling capacitor to the non-inverting input of the amplifier during the time that the second stream of pulses are high.

13. (Currently Amended) The gain control circuitry of Claim 10, wherein said second sampling circuit and said second dump circuit comprise:

third switching circuitry for sampling said reference voltage onto the non-inverting input of the amplifier during the time that the first stream of pulses are high; and

second switching circuitry for dumping charge from said feedback sampling capacitor to the non-inverting input of the amplifier during the time that the second stream of pulses are high and at a different clock rate than the clock rate at which the reference voltage is sampled onto said feedback sampling capacitor.

14. (Currently Amended) The gain control circuitry of Claim 13, wherein: said third switching circuitry includes:

a fifth switch for connecting one plate of said feedback sampling capacitor to the reference voltage, and

a sixth switch for connecting the other plate of said feedback sampling capacitor to ground during the time that the first stream of pulses are high; and

said fourth switching circuitry includes:

a seventh switch for connecting the one plate of said feedback sampling capacitor to ground, and

a eighth switch for connecting the other plate of said feedback sampling capacitor to the non-inverting input of the amplifier during the time that the second stream of pulses are high and at a different clock rate than the clock rate at which the reference voltage is sampled onto said feedback sampling capacitor.

AMENDMENT AND RESPONSE S/N 10/816,266 Auy. Dkl. No. CYGL-26,655

* DURATION (mm-ss):07-28

7

- 15. (Original) The gain control circuitry of Claim 14, wherein dumping of charge stored on said feedback sampling capacitor to the non-inverting input of the amplifier occurs during the time that select ones of the pulses in the second stream of pulses, and the number of the pulses in the second stream of pulses during which dumping of charge stored on the feedback sampling capacitor to the non-inverting input of the amplifier is less than all of the pulses in the second stream of pulses.
- 16. (Original) The gain control circuitry of Claim 15, and further comprising a control signal that selects the ones of the pulses in the second stream of pulses during which charge stored on the feedback sampling capacitor is dumped to the non-inverting input of the amplifier.

AMENDMENT AND RESPONSE S/N 10/816,266 Atty, Dkt. No. CYGL-26,655